

## SN74LS95N

### ■ Product Introduction

The SN74LS95N is a 4-bit Parallel Access Shift Register. It composed of 4 RS flip flops and other gate circuits. It has two clock inputs and one mode control terminal, which can realize the functions of parallel or serial input and parallel output. It has the function of left shift or right shift, can easily realize multi chip cascade expansion.

### ■ Product Features


- 4-bit Parallel Access Shift Register.
- Parallel (broadside) load
- Shift right (the direction QA toward QD) and Shift left (the direction QD toward QA)
- Fully compatible with TTL/DTL input and output logic level
- Package : DIP14, SOP14

### ■ Product Applications

- Digital logic driver
- Industrial control applications
- Other application areasBattery-powered equipment

### ■ Package and Pin Assignment

SOP14 or DIP14.			
Pin NO	Pin Definition	Pin NO	Pin Definition
1	Serial Input	14	Supply VCC
2	Input A	13	Output QA
3	Input B	12	Output QB
4	Input C	11	Output QC
5	Input D	10	Output QD
6	Mode Control	9	Clock1 R-Shift
7	Supply GND	8	Clock2 L-Shift (Load)




### ■ Absolute Maximum Ratings

Item	Symbol	Maximum Ratings	Unit
Supply voltage	V <sub>cc</sub>	7	V
Input voltage	V <sub>I</sub>	7	V
Power dissipation	P <sub>D</sub>	500	mW
Operating temperature	T <sub>A</sub>	0-70	°C
Storage temperature	T <sub>S</sub>	-65-150	°C
welding temperature	T <sub>w</sub>	260	°C,10s

Note: the limit parameter is the limit value that cannot be exceeded under any condition. Once this limit is exceeded, it may cause physical damage such as deterioration of the product. At the same time, the chip can not be guaranteed to work properly when it is close to the limit parameters.

## ■ Block Diagram



## ■ Function Table

Mode control	Inputs				Outputs						
	Clocks		Serial	Parallel			QA	QB	QC	QD	
	2(L)	1(R)		A	B	C					
H	H	X	X	X	X	X	X	QA <sub>0</sub>	QB <sub>0</sub>	QC <sub>0</sub>	QD <sub>0</sub>
H	↓	X	X	a	b	c	d	a	b	c	d
H	↓	X	X	Q <sub>B*</sub>	Q <sub>C*</sub>	Q <sub>D*</sub>	d	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	d
L	L	H	X	X	X	X	X	QA <sub>0</sub>	QB <sub>0</sub>	QC <sub>0</sub>	QD <sub>0</sub>
L	X	↓	H	X	X	X	X	H	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>
L	X	↓	L	X	X	X	X	L	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>
↑	L	L	X	X	X	X	X	QA <sub>0</sub>	QB <sub>0</sub>	QC <sub>0</sub>	QD <sub>0</sub>
↓	L	L	X	X	X	X	X	QA <sub>0</sub>	QB <sub>0</sub>	QC <sub>0</sub>	QD <sub>0</sub>
↓	L	H	X	X	X	X	X	QA <sub>0</sub>	QB <sub>0</sub>	QC <sub>0</sub>	QD <sub>0</sub>
↑	H	L	X	X	X	X	X	QA <sub>0</sub>	QB <sub>0</sub>	QC <sub>0</sub>	QD <sub>0</sub>
↑	H	H	X	X	X	X	X	QA <sub>0</sub>	QB <sub>0</sub>	QC <sub>0</sub>	QD <sub>0</sub>

Notes:

1. H; high level, L; low level, X; irrelevant
2. ↑ ; transition from low to high level
3. ↓ ; transition from high to low level
4. a to d; the level of steady-state input at inputs A, B, C, or D, respectively.
5. QA<sub>0</sub> to QD<sub>0</sub>; the level of QA, QB, QC, or QD, respectively, before the indicated steady-state input conditions were established.
6. QA<sub>n</sub> to QD<sub>n</sub>; the level of QA, QB, QC, or QD, respectively, before the most-recent (↑) transition of the clock.
7. \*; Shifting left require external connection of QB to A, QC to B, and QD to C. Serial data is entered at input D.

## ■ Recommended Operating Conditions

Item	Symbol	Min	Tpy	Max	Unit
Supply voltage	V <sub>CC</sub>	4.75	5.00	5.25	V
Output current	I <sub>OH</sub>	—	—	-400	uA
	I <sub>OL</sub>	—	—	8	mA
Operating temperature	T <sub>opr</sub>	0	—	60	°C
Clock frequency	f <sub>clock</sub>	0	—	25	MHz
Clock pulse width	t <sub>w</sub>	20	—	—	ns
Setup time	t <sub>su</sub>	20	—	—	ns
Hold time	t <sub>h</sub>	20	—	—	ns
Enable time	tenable 1	20	—	—	ns
	tenable 2	20	—	—	ns
Inhibit time	tinhibit 1	20	—	—	ns
	tinhibit 2	20	—	—	ns

## ■ Electrical Characteristics

(T<sub>A</sub>=25°C, Unless specified)

Item	Symbol	Min	Tpy	Max	Unit	Conditions		
Input voltage	V <sub>IH</sub>	2	—	—	V	V <sub>CC</sub> =4.75V, V <sub>IH</sub> =2V , V <sub>IL</sub> =0.8V	I <sub>OH</sub> =-400uA I <sub>OL</sub> =4mA I <sub>OL</sub> =8mA	
	V <sub>IL</sub>	—	—	0.8	V			
Output voltage	V <sub>OH</sub>	2.7	3.3	—	V			
	V <sub>OL</sub>	—	0.11	0.4	V			
		—	0.23	0.5				
Input current	I <sub>IH</sub>	—	0.1	20	uA	V <sub>CC</sub> =5.25V, V <sub>I</sub> =2.7V		
	I <sub>IL</sub>	—	0.23	0.6	mA	V <sub>CC</sub> =5.25V, V <sub>I</sub> =0.4V		
	I <sub>I</sub>	—	0.1	100	uA	V <sub>CC</sub> =5.25V, V <sub>I</sub> =7V		
Short-circuit output current *	I <sub>OS</sub>	-20	-33	-100	mA	V <sub>CC</sub> =5.25V		
Supply current **	I <sub>CC</sub>	—	9	21	mA	V <sub>CC</sub> =5.25V		
Input clamp voltage	V <sub>IK</sub>	—	0.9	-1.5	V	V <sub>CC</sub> =4.75V, I <sub>I</sub> =-18mA		

Notes: \* only one output port is short circuited each time, and the short circuit time is not more than one second.

\*\* I<sub>CC</sub> is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and momentary 3 V, then ground, applied both clock inputs.

## ■ Switching Characteristics

(T<sub>A</sub>=25°C, Unless specified)


Item	Symbol	Min	Tpy	Max	Unit	Conditions	
Maximum clock frequency	f <sub>max</sub>	0	25	—	MHz	V <sub>CC</sub> =5V, C <sub>L</sub> =16pF, R <sub>L</sub> =2K	
Propagation delay time	t <sub>PLH</sub>	—	25	—	ns		
	t <sub>PHL</sub>	—	25	—	ns		

## ■ Testing Method


### 1. Testing Table

Item	From input to output	Inputs								Outputs			
		CK-1	CK-2	Mode control	Serial Inputs	A	B	C	D	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
$f_{max}$	CK-1 → Q	IN	4.5 V	0 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	OUT	OUT	OUT	OUT
	CK-2 → Q	4.5 V	IN	4.5 V	4.5 V	IN	IN	IN	IN	OUT	OUT	OUT	OUT
$t_{PLH}$	CK-1 → Q	IN	4.5 V	0 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	OUT	OUT	OUT	OUT
	CK-2 → Q	4.5 V	IN	4.5 V	4.5 V	IN	IN	IN	IN	OUT	OUT	OUT	OUT


### 2. Test Circuit



### 3. Waveform




### ■ Clock Enable / Inhibit Times



**■ Package Dimensions**

Unit: mm /inch

DIP14



## SOP14

