

### SN74LS266N

#### ■ Product Introduction

The SN74LS266 integrates 4 mutually independent 2 input XOR gates, which are open drain output structures.

#### ■ Product Features


- Integrate 4 sets of 2 input XOR gates
- Fully compatible with TTL/DTL input and output logic level
- Open drain output structure
- Package format: DIP14, SOP14

#### ■ Product Applications

- Digital logic driver
- Industrial control application
- Other application areas

#### ■ Package and Pin Assignment

SOP14 or DIP14.			
Pin NO	Pin Definition	Pin NO	Pin Definition
1	Input A1	14	Supply VCC
2	Input B1	13	Input B4
3	Output Y1	12	Input A4
4	Output Y2	11	Output Y4
5	Input A2	10	Output Y3
6	Input B2	9	Input B3
7	Supply GND	8	Input A3




#### ■ Absolute Maximum Ratings

Item	Symbol	Maximum Ratings	Unit
Supply voltage	$V_{CC}$	7	V
Input voltage	$V_I$	7	V
Power dissipation	$P_D$	500	mW
Operating temperature	$T_A$	0-70	°C
Storage temperature	$T_S$	-65-150	°C
Welding temperature	$T_w$	260, 10s	°C

Note: the limit parameter is the limit value that cannot be exceeded under any condition. Once this limit is exceeded, it may cause physical damage such as deterioration of the product. At the same time, the chip can not be guaranteed to work properly when it is close to the limit parameters.

#### ■ Block Diagram



$$Y = A \oplus B$$

#### ■ Function Table

Inputs		Outputs
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

H = High Logic Level

L = Low Logic Level

#### ■ Recommended Operating Conditions

Item	Symbol	Min	Tpy	Max	Unit
Supply voltage	V <sub>CC</sub>	4.75	5	5.25	V
Output voltage	V <sub>OFF</sub>	—	—	5.5	V
Output current	I <sub>OL</sub>	—	—	8	mA
Operating temperature	T <sub>A</sub>	0	—	60	°C

#### ■ Electrical Characteristics

(T<sub>A</sub>=25°C, Unless specified)

Item	Symbol	Min	Tpy	Max	Unit	Conditions
Input voltage	V <sub>IH</sub>	2	—	—	V	
	V <sub>IL</sub>	—	—	0.8	V	
Output voltage	I <sub>OH</sub>	—	0.1	100	uA	V <sub>OH</sub> = 5.5V
Output voltage	V <sub>OL</sub>	—	0.15	0.4	V	V <sub>IL</sub> = 0.8V, V <sub>IH</sub> = 2V
		—	0.25	0.5		
Input current	I <sub>I</sub>	—	0.1	100	uA	V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 7V
	I <sub>IH</sub>	—	0.1	40	uA	V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 2.7V
	I <sub>IL</sub>	—	0.40	0.8	mA	V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 0.4V
Supply current	I <sub>CC</sub>	—	7	13	mA	V <sub>CC</sub> = 5.25V, all A or B = GND, all B or A = 4.5V
Input clamp voltage	V <sub>IK</sub>	—	0.9	-1.5	V	V <sub>CC</sub> = 4.75V, I <sub>I</sub> = -18mA


#### ■ Switching Characteristics

(T<sub>A</sub>=25°C, Unless specified)


Item	Symbol	Min	Tpy	Max	Unit	Conditions
Propagation delay time A or B to Y	t <sub>PLH</sub>	—	60	—	ns	V <sub>CC</sub> = 5V, C <sub>L</sub> = 16pF, R <sub>L</sub> = 2K Ω
	t <sub>PHL</sub>	—	25	—	ns	

## ■ Testing Method

### 1、Test Circuit



### 2、Waveform




Note:

1. See Testing Table refers to the corresponding test items in the switch characteristic table.
2. the CL capacitor is an external patch capacitor (0603), which is connected to the output pin and the capacitor is near the chip GND.
3. Input: port input level,  $f=500\text{kHz}$ ,  $D=50\%$ ,  $t_{TLH}=t_{THL}$  or less 20ns;
4. Output: Y output test port (Out of Phase Output, In Phase Output)

■ Package Dimensions

Unit : mm /inch

DIP14



SOP14

