

SN74LS195N

Product Introduction

The SN74LS195N is a 4 bit binary parallel access shift register. It is mainly composed of 4 RS flip flops and other gate circuits. It has the functions of parallel input, parallel output, J-K serial input, shift/load control input and direct rewrite zeroing. All inputs are designed as buffer input structures to reduce input drive requirements. The register has two different modes of operation: parallel output and shift (QA to QD).

Product Features


- Four bit binary parallel access shift register
- Parallel input, parallel output, J-K serial input function
- Shift / load control input, direct rewrite clearing function
- Fully compatible with TTL/DTL input and output logic level
- Two modes of operation: parallel output and shift.
- Package format: DIP16, SOP16

Product Applications

- Digital count logic driver
- Industrial control application
- Other application areas

Package and Pin Assignment

SOP16 or DIP16.			
Pin NO	Pin Definition	Pin NO	Pin Definition
1	Clear	16	Supply VCC
2	Input J	15	Output QA
3	Input K	14	Output QB
4	Input A	13	Output QC
5	Input B	12	Output QD
6	Input C	11	Output QD
7	Input D	10	Clock
8	Supply GND	9	Shift/Load




Absolute Maximum Ratings

Item	Symbol	Maximum Ratings	Unit
Supply voltage	V_{CC}	7	V
Input voltage	V_I	7	V
Power dissipation	P_D	500	mW
Operating temperature	T_A	0-70	°C
Storage temperature	T_S	-65-150	°C
Welding temperature	T_W	260,10s	°C

Note: the limit parameter is the limit value that cannot be exceeded under any condition. Once this limit is exceeded, it may cause physical damage such as deterioration of the product. At the same time, the chip can not be guaranteed to work properly when it is close to the limit parameters.

■ Block Diagram



■ Function Table

			Inputs						Outputs				
Clear	Shift / Load	Clock	Serial		Parallel				QA	QB	QC	QD	QD-bar
			J	K-bar	A	B	C	D					
L	X	X	X	X	X	X	X	X	L	L	L	L	H
H	L	↑	X	X	a	b	c	d	a	b	c	d	d-bar
H	H	L	X	X	X	X	X	X	QA0	QB0	QC0	QD0	QD0-bar
H	H	↑	L	H	X	X	X	X	QA0	QA0	QBn	QCn	QCn-bar
H	H	↑	L	L	X	X	X	X	L	QAn	QBn	QCn	QCn-bar
H	H	↑	H	H	X	X	X	X	H	QAn	QBn	QCn	QCn-bar
H	H	↑	H	L	X	X	X	X	QAn-bar	QAn	QBn	QCn	QCn-bar

Notes: 1. H; high level, L; low level, X; irrelevant

2. ↑ ; transition from low to high level

3. a to d; the level of steady-state input at inputs A, B, C, or D, respectively

4. QA0 to QD0; the level of QA, QB, QC, or QD, respectively before the indicated steady-state input conditions were established.

5. QAn to QCn; the level of QA, QB, QC, respectively before the most-recent ↑ transition of the clock

Recommended Operating Conditions

Item	Symbol	Min	Tpy	Max	Unit	
Supply voltage	V_{CC}	4.75	5.00	5.25	V	
Output current	I_{OH}	—	—	-400	μ A	
	I_{OL}	—	—	8	mA	
Working temperature	T_{opr}	0	—	60	$^{\circ}$ C	
Clock frequency	f_{clock}	0	—	25	MHz	
Clock pulse width	$T_{W(CLK)}$	20	—	—	ns	
Clear pulse width	$T_{W(CLR)}$	20	—	—	ns	
Hold time	t_h	0	—	—	ns	
Setup time	Shift/Load	t_{su}	—	—	—	ns
	Serial and parallel data		20	—	—	ns
	Clear(inactive state)		25	—	—	ns
Release time	$t_{release}$	—	—	5	ns	

Electrical Characteristics

($T_a=25^{\circ}$ C, Unless specified)

Item	Symbol	Min	Tpy	Max	Unit	Conditions
Input voltage	V_{IH}	2	—	—	V	
	V_{IL}	—	—	0.8	V	
Output voltage	V_{OH}	2.7	3.3	—	V	$V_{CC}=4.75V, V_{IH}=2V, V_{IL}=0.8V$
	V_{OL}	—	0.13	0.4	V	
		—	0.25	0.5		
Input current	I_{IH}	—	0.1	20	μ A	$V_{CC}=5.25V, V_I=2.7V$
	I_{IL}	—	0.20	-0.4	mA	$V_{CC}=5.25V, V_I=0.4V$
	I_I	—	0.1	100	μ A	$V_{CC}=5.25V, V_I=7V$
Short-circuit output current *	I_{OS}	-20	-34	-100	mA	$V_{CC}=5.25V$
Supply current **	I_{CC}	—	10	21	mA	$V_{CC}=5.25V$
Input clamp voltage	V_{IK}	—	0.9	-1.5	V	$V_{CC}=4.75V, I_I=-18mA$

Notes: * only one output port is short circuited each time, and the short circuit time is not more than one second.


** With all outputs open, shift / load grounded, and 4.5 V applied to the J, K, and data inputs, I_{CC} is measured by applying a momentary ground, followed by 4.5 V, to clear and then applying a momentary ground, followed by 4.5V, to clock.

Switching Characteristics

($T_a=25^{\circ}$ C, Unless specified)


Item	Symbol	Min	Tpy	Max	Unit	Conditions
Clock maximum frequency	f_{max}	0	25	—	MHz	$V_{CC}=5V, C_L=16pF, R_L=2K$
Propagation delay time Clock to Q	t_{PLH}	—	20	—	ns	
	t_{PHL}	—	20	—	ns	
Propagation delay time Clear to Q	t_{PHL}	—	20	—	ns	

Count Sequences



Testing Method

1、Test Circuit



Notes:


- A. Input signal pulse: $f=1\text{MHz}$, $D=50\%$, $t_{LH}=t_{HL}$ is less than 20ns, except for special regulations.
- B. The C_L capacitor is an external patch capacitor (0603), which is connected to the output pin and the capacitor is near the chip GND.
- C. All diode models are 1S2074 (H).
- D. See Testing Table Measure according to the test item list.

2、Testing Table

Item	From input to output	Inputs								
		Clear	Shift / Load	J	\bar{K}	CK	A	B	C	D
f_{max}		4.5V	4.5V	4.5V	GND	IN	4.5V	4.5V	4.5V	4.5V
t_{PLH}	Clear→ Q _A to Q _D	IN	GND	4.5V	4.5V	IN	4.5V	4.5V	4.5V	4.5V
t_{PHL}	Clock→ Q _A to Q _D , \bar{Q}_D	4.5V	4.5V	4.5V	GND	IN	4.5V	4.5V	4.5V	4.5V
		4.5V	GND	4.5V	4.5V	IN	IN	IN	IN	IN

Item	From input to output	Outputs				
		Q _A	Q _B	Q _C	Q _D	\bar{Q}_D
f_{max}		OUT	OUT	OUT	OUT	OUT
t_{PLH}	Clear→ Q _A to Q _D	OUT	OUT	OUT	OUT	—
t_{PHL}	Clock→ Q _A to Q _D , \bar{Q}_D	OUT	OUT	OUT	OUT	OUT
		OUT	OUT	OUT	OUT	OUT


3、Waveform



■ Package Dimensions

Unit : mm / inch

DIP16



SOP16

