

SN74LS194N

■ Product Introduction

The SN74LS194N is a 4 bit binary bidirectional shift register. It is mainly composed of 4 RS flip flops and 46 other equivalent gate circuits. It has functions of parallel or serial input, parallel output, right shift and left shift. The register has four different modes of operation: parallel output, left shift, right shift and Prohibition of clocks.

■ Product Features


- Four bit binary bidirectional shift register
- Parallel or serial input, parallel output
- It has four working modes: parallel output, left shift, right shift and Prohibition of clocks
- Fully compatible with TTL/DTL input and output logic level
- Package format: DIP16, SOP16

■ Product Applications

- Digital / count logic driver
- Industrial control application
- Other application areas

■ Package and Pin Assignment

SOP16 or DIP16.			
Pin NO	Pin Definition	Pin NO	Pin Definition
1	Clear	16	Supply VCC
2	Shift Right Serial Input	15	Output QA
3	Input A	14	Output QB
4	Input B	13	Output QC
5	Input C	12	Output QD
6	Input D	11	Clock
7	Shift Left Serial Input	10	S1
8	Supply GND	9	S0




■ Absolute Maximum Ratings

Item	Symbol	Maximum Ratings	Unit
Supply voltage	V_{CC}	7	V
Input voltage	V_I	7	V
Power dissipation	P_D	500	mW
Operating temperature	T_A	0-70	°C
Storage temperature	T_S	-65-150	°C
Welding temperature	T_W	260,10s	°C

Note: the limit parameter is the limit value that cannot be exceeded under any condition. Once this limit is exceeded, it may cause physical damage such as deterioration of the product. At the same time, the chip can not be guaranteed to work properly when it is close to the limit parameters.

■ Block Diagram



■ Function Table

Clear	Mode		Clock	Inputs						Outputs			
	S ₁	S ₀		Serial		Parallel				Q _A	Q _B	Q _C	Q _D
				Left	Right	A	B	C	D				
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	X	X	X	X	H	Q _{An}	Q _{Bn}	Q _{Cn}
H	L	H	↑	X	L	X	X	X	X	L	Q _{An}	Q _{Bn}	Q _{Cn}
H	H	L	↑	H	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	H
H	H	L	↑	L	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	L
H	L	L	X	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}

Notes: 1. H; high level, L; low level, X; irrelevant

2. ↑; transition from low to high level

3. a to d; the level of steady-state input at inputs A, B, C, or D, respectively

4. Q_{A0} to Q_{D0}; the level of Q_A, Q_B, Q_C, or Q_D, respectively before the indicated steady-state input conditions were established.

5. Q_{An} to Q_{Dn}; the level of Q_A, Q_B, Q_C, or Q_D, respectively before the most-recent ↑ transition of the clock.

Recommended Operating Conditions

Item	Symbol	Min	Tpy	Max	Unit	
Supply voltage	V_{CC}	4.75	5.00	5.25	V	
Output current	I_{OH}	—	—	-400	μ A	
	I_{OL}	—	—	8	mA	
Working temperature	T_{opr}	0	—	60	$^{\circ}$ C	
Clock frequency	f_{clock}	0	—	25	MHz	
Clock pulse width	$T_{W(CLK)}$	20	—	—	ns	
Clear pulse width	$T_{W(CLR)}$	20	—	—	ns	
Hold time	t_h	0	—	—	ns	
Setup time	Mode Control	t_{su}	30	—	—	ns
	A、B、C、D、R、L		20	—	—	ns
	Clear(inactive state)		25	—	—	ns

Electrical Characteristics ($T_a=25^{\circ}$ C, Unless specified)

Item	Symbol	Min	Tpy	Max	Unit	Conditions	
Input voltage	V_{IH}	2	—	—	V		
	V_{IL}	—	—	0.8	V		
Output voltage	V_{OH}	2.7	3.3	—	V	$V_{CC}=4.75V, V_{IH}=2V$, $V_{IL}=0.8V$	
	V_{OL}	—	0.12	0.4	V		$I_{OH}=-400\mu A$
		—	0.24	0.5			$I_{OL}=4mA$ $I_{OL}=8mA$
Input current	I_{IH}	—	0.1	20	μ A	$V_{CC}=5.25V, V_I=2.7V$	
	I_{IL}	—	0.25	-0.4	mA	$V_{CC}=5.25V, V_I=0.4V$	
	I_I	—	0.1	100	μ A	$V_{CC}=5.25V, V_I=7V$	
Short circuit output current*	I_{OS}	-20	-21	-100	mA	$V_{CC}=5.25V$	
Supply current **	I_{CC}	—	16	23	mA	$V_{CC}=5.25V$	
Input clamp voltage	V_{IK}	—	0.9	-1.5	V	$V_{CC}=4.75V, I_I=-18mA$	


Notes: * only one output port is short circuited each time, and the short circuit time is not more than one second.

** With all outputs open, inputs A through D grounded, and 4.5 V applied to S_0, S_1 , clear and the serial inputs, I_{CC} is tested with a momentary GND, then 4.5 V, applied to clock.

Switching Characteristics ($T_a=25^{\circ}$ C, Unless specified)


Item	Symbol	Min	Tpy	Max	Unit	Conditions
Clock maximum frequency	f_{max}	0	25	—	MHz	$V_{CC}=5V, C_L=16pF,$ $R_L=2K$
Propagation delay time Clock to Q	t_{PLH}	—	20	—	ns	
	t_{PHL}	—	20	—	ns	
Propagation delay time Clear to Q	t_{PHL}	—	20	—	ns	

Count Sequences



Testing Method

1、Test Circuit



Notes:


- A. Input signal pulse: $f=1\text{MHz}$, $D=50\%$, $t_{\text{LH}}=t_{\text{HL}}$ is less than 20ns. except for special regulations.
- B. The CL capacitor is an external patch capacitor (0603), which is connected to the output pin and the capacitor is near the chip GND.
- C. All diode models are 1S2074 (H).
- D. See Testing Table Measure according to the test item list.

2、Testing Table


Item	From input to output	Inputs									
		CLR	S ₁	S ₀	CK	L	R	A	B	C	D
f _{max}	right-shift	4.5V	4.5V	GND	IN	4.5V	IN	GND	GND	GND	GND
	left-shift	4.5V	GND	4.5V	IN	IN	4.5V	GND	GND	GND	GND
t _{PLH}	Clear→Q	IN	4.5V	4.5V	IN	GND	GND	4.5V	4.5V	4.5V	4.5V
t _{PHL}	Clock→Q	4.5V	4.5V	GND	IN	4.5V	IN	GND	GND	GND	GND
		4.5V	4.5V	GND	IN	IN	4.5V	GND	GND	GND	GND

Item	From input to output	Outputs			
		Q _A	Q _B	Q _C	Q _D
f _{max}	right-shift	OUT	OUT	OUT	OUT
	left-shift	OUT	OUT	OUT	OUT
t _{PLH}	Clear→Q	OUT	OUT	OUT	OUT
t _{PHL}	Clock→Q	OUT	OUT	OUT	OUT
		OUT	OUT	OUT	OUT

3、CK to Q Waveform




4、Clear to Q Waveform



■ Package Dimensions

Unit : mm /inch

DIP16



SOP16

