

## SN74LS160N

### ■ Product Introduction

The SN74LS160N is a Synchronous Decade Counter (direct clear). that is, the output may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input of this device should be avoided when the clock is low if the enable inputs are high at or before the transition. The clear function is asynchronous and a low level at the clear input sets all four of the flip-flop outputs. The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional getting. Instrumental in accomplishing this function is two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output.

### ■ Product Features

- Synchronous preset decimal counter (0-9 count)
- Fully compatible with TTL/DTL input logic level
- Low efficiency asynchronous clear 0 terminal
- Have Complementary output function
- With carry output flag RC, multi chip cascade extension can be realized.
- Package format: DIP16, SOP16


### ■ Product Applications

- Digital logic driver
- Industrial control application
- Other application areas

### ■ Package and Pin Assignment

SOP16 or DIP16			
Pin NO	Pin Definition	Pin NO	Pin Definition
1	$\overline{\text{Clear}}^*$	16	Supply VCC
2	Clock	15	Ripple Carry Output
3	Input A	14	Output QA
4	Input B	13	Output QB
5	Input C	12	Output QC
6	Input D	11	Output QD
7	Enable P	10	Enable T
8	Supply GND	9	$\overline{\text{Load}}$

Notes: \*Asynchronous clear port




#### ■ Absolute Maximum Ratings

Item	Symbol	Maximum Ratings	Unit
Supply voltage	$V_{CC}$	7	V
Input voltage	$V_I$	7	V
Power dissipation	$P_D$	500	mW
Operating temperature	$T_A$	0-70	°C
Storage temperature	$T_S$	-65-150	°C
Welding temperature	$T_W$	260,10s	°C

Note: the limit parameter is the limit value that cannot be exceeded under any condition. Once this limit is exceeded, it may cause physical damage such as deterioration of the product. At the same time, the chip can not be guaranteed to work properly when it is close to the limit parameters.

#### ■ Block Diagram



### ■ Function Table

$\overline{\text{Clear}}$	$\overline{\text{Load}}$	ENT	ENP	Action on the Rising Clock Edge ( $\nearrow$ )
L	X	X	X	RESET (Clear)
H	L	X	X	LOAD ( $P_n \rightarrow Q_n$ )
H	H	H	H	COUNT (Increment)
H	H	L	X	NO CHANGE (Hold)
H	H	X	L	NO CHANGE (Hold)

H = HIGH Voltage Level    L = LOW Voltage Level    X = Immaterial


$P_n = A \ B \ C \ D$      $Q_n = Q_A \ Q_B \ Q_C \ Q_D$

Count Enable =  $\overline{\text{Load}} \cdot \text{ENT} \cdot \text{ENP}$

Carry Output =  $Q_D \cdot \overline{Q_C} \cdot \overline{Q_B} \cdot Q_A \cdot \text{ENT}$

COUNT =  $Q_D \cdot 2^3 + Q_C \cdot 2^2 + Q_B \cdot 2^1 + Q_A \cdot 2^0$

### ■ Typical Clear, Preset, and Inhibit Sequence



#### Recommended Operating Conditions

Item	Symbol	Min	Tpy	Max	Unit
Supply voltage	V <sub>CC</sub>	4.75	5.00	5.25	V
Output current	I <sub>OH</sub>	—	—	-400	uA
	I <sub>OL</sub>	—	—	8	mA
Clock frequency	f <sub>clock</sub>	0	—	25	MHz
Clock pulse width	t <sub>w</sub>	25	—	—	ns
Level pulse width	t <sub>w</sub>	15	—	—	ns
Setup time	A、B、C、D	t <sub>su</sub>	20	—	ns
	ENP、ENT	t <sub>su</sub>	20	—	
	$\overline{\text{Load}}$	t <sub>su</sub>	20	—	
Hold time	t <sub>h</sub>	3	—	—	
Operating temperature	T <sub>opr</sub>	0		60	°C

#### Electrical Characteristics (T<sub>i</sub>=25°C, Unless specified)

Item	Symbol	Min	Tpy	Max	Unit	Conditions	
Input voltage	V <sub>IH</sub>	2	—	—	V		
	V <sub>IL</sub>	—	—	0.8	V		
Output voltage	V <sub>OH</sub>	2.7	3.3	—	V	I <sub>OH</sub> =-400uA I <sub>OL</sub> =4mA I <sub>OL</sub> =8mA V <sub>CC</sub> =4.75V, V <sub>IH</sub> =2V , V <sub>IL</sub> =0.8V	
	V <sub>OL</sub>	—	0.15	0.4	V		
		—	0.25	0.5			
Input current	Other Clear Clock Load、ENT	I <sub>IH</sub>	—	0.1	20	uA	V <sub>CC</sub> =5.25V, V <sub>I</sub> =2.7V
			—	0.1	20		
			—	0.1	40		
			—	0.1	40		
	Other Clear Clock Load、ENT	I <sub>IL</sub>	—	0.25	-0.4	mA	V <sub>CC</sub> =5.25V, V <sub>I</sub> =0.4V
			—	0.25	-0.4		
			—	0.22	-0.8		
			—	0.5	-0.8		
	Other Clear Clock Load、ENT	I <sub>I</sub>	—	0.1	100	uA	V <sub>CC</sub> =5.25V, V <sub>I</sub> =7V
			—	0.1	100		
			—	0.1	100		
			—	0.1	100		
Short-circuit output current *	I <sub>OS</sub>	-20	-36	-100	mA	V <sub>CC</sub> =5.25V	
Supply current**	I <sub>CCH</sub>	—	16	31	mA	V <sub>CC</sub> =5.25V	
	I <sub>CCL</sub>	—	17	32		V <sub>CC</sub> =5.25V	
Input clamp voltage	V <sub>IK</sub>	—	-1.0	-1.5	V	V <sub>CC</sub> =4.75V, I <sub>I</sub> = -18mA	

Notes: \* only one output port is short circuited each time, and the short circuit time is not more than one second.

\*\*I<sub>CCH</sub> is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open. I<sub>CCL</sub> is measured with the clock input high, then again with the clock input low, with all other inputs low and all



outputs open.


**SN74LS160N**

### Switching Characteristics (T<sub>A</sub>=25°C, Unless specified)

Item	Symbol	Min	Typ	Max	Unit	Conditions
Maximum clock frequency	f <sub>max</sub>	0	20	—	MHz	
Propagation delay time Clock to RC	t <sub>PLH</sub>	—	50	—	ns	V <sub>CC</sub> =5V C <sub>L</sub> =16pF R <sub>L</sub> =2K
	t <sub>PHL</sub>	—	50	—	ns	
Propagation delay time Clock to Qn	t <sub>PLH</sub>	—	12	—	ns	
	t <sub>PHL</sub>	—	20	—	ns	
Propagation delay time ENT to RC	t <sub>PLH</sub>	—	12	—	ns	
	t <sub>PHL</sub>	—	20	—	ns	
Propagation delay time $\overline{\text{Clear}}$ to Qn	t <sub>PHL</sub>	—	20	—	ns	

### Testing Method

#### 1、Test Circuit




Notes:

1. See Testing Table refers to the corresponding test items in the switch characteristic table.
2. the CL capacitor is an external patch capacitor (0603), which is connected to the output pin and the capacitor is near the chip GND.
3. Input: port input level, f=500kHz, D=50%, t<sub>TLH</sub>=t<sub>THL</sub>= 20ns;
4. .All diodes are 1S2074(H).


Item	From input to output	Inputs								
		Clear	Load	Enable		Clock	Data			
				P	T		A	B	C	D
f <sub>max</sub>		4.5V	4.5V	4.5V	4.5V	IN	GND	GND	GND	GND
t <sub>PLH</sub> t <sub>PHL</sub>	CK Ripply → Carry	4.5V	4.5V	4.5V	4.5V	IN	GND	GND	GND	GND
	CK → Q	4.5V	4.5V	4.5V	4.5V	IN	GND	GND	GND	GND
	CK → Q	4.5V	GND	GND	GND	IN	IN	IN	IN	IN
	Enable T → Ripply Carry	4.5V	GND	4.5V	IN	IN	4.5V	GND	GND	4.5V
	CLR → Q	IN	GND	GND	GND	IN	4.5V	4.5V	4.5V	4.5V

### 2、Waveform 1




### 3、Waveform 2

1.  $f_{max}$ ,  $t_{PLH}$ ,  $t_{PHL}$ , (Clock→Q, Ripple Carry)




Notes:  $t_n$ : While all output is low.


### 2. $t_{PLH}$ , $t_{PHL}$ , (Clock→Q)



### 3. $t_{PLH}$ , $t_{PHL}$ , (Enable T→Ripple Carry)



### 4. $t_{PHL}$ , (Clear→Q)






### ■ Package Dimensions

Unit : mm /inch

#### DIP16



#### SOP16

